Abstract-A systematic design methodology utilizing piecewise curvature correction technique for the purpose of improving the temperature coefficient of bandgap references (BGRs) is presented in this paper. It is shown that the temperature dependency of the drain current of a MOSFET transistor depends on the transistor's operating region. Using this property, a multi-piecewise compensation technique over wide temperature range is achieved by controlling the operating region of MOSFETs through their gate-source voltages. The technique offers several advantages including simplicity, and providing the designers with flexibility to employ a combination of piecewise currents to achieve maximum temperature stability over the desired temperature range. To demonstrate the capability of this approach, the technique is used to effectively reduce the temperature coefficient of a first-order BGR circuit.
I. INTRODUCTION
Bandgap references (BGRs) are important building blocks in many analog and mixed-signal circuits including voltage regulators and data converters. The precision of the output voltage or current provided by BGRs plays a key role in the overall performance of the systems. Conventional BGR circuits generally utilize the first-order temperayure compen sation of a complementary to absolute temperature (CTAT) voltage/current with a proportional to absolute temperature (PTAT) voltage/current [1] . Due to the existence of high order temperature-dependent terms in CTATIPTAT parameters, a complete compensation can not be achieved. To address this issue, several compensation solutions have been proposed to improve the temperature stability of the BGR circuits including [2] - [9] .
One of the proposed compensation solutions is the piece wise curvature-corrected technique in which a nonlinear com ponent is used for the compensation [4] - [8] . Different ways for the realization of this technique have been suggested. For example, in [4] , the nonlinear component is produced by the subtraction of PTAT and CTAT currents, and is added in the circuit during the higher temperature range when the PTAT component becomes the dominant term, while in [7] a logarithmic current is included during the high temperature range to the output of an exponentially compensated BGR [3] to achieve further temperature stability.
Two common approaches can be observed in all the existing piecewise curvature-corrected techniques: 1) the inclusion of the nonlinear term is done only during a specific temperature range (higher part), and 2) the generated nonlinear term is designed to increase with temperature. If the nonlinear terms can be included properly in the lower temperature regions, the temperature drift of the circuit will be further reduced. The proper inclusion of the nonlinear terms across all temperature ranges mandates the realization of nonlinear currents, that depending on the deviation of output voltage from the nominal value, either decrease or increase with temperature. With the motivation to address these issues, a systematic piecewise curvature-corrected compensation technique is proposed in this paper. The already available PTAT and CTAT currents in the uncompensated BGR circuit are utilized to control the gate terminal of a MOSFET (and hence, its operating region) to generate proper piecewise currents over wide temperature range. The compensation technique can be easily realized, and provides the designer with several options to choose to maximize temperature stability. This paper is organized as follows: in Section II an analysis of MOSFETs operating in different regions is given. The proposed piecewise compensation approach is described in Section III. Design considerations and an example are pre sented in Section IV and V, respectively and the conclusion is given in Section VI.
II. BASIC CONCEP TS
It is well known that in an NMOS transistor, when the gate source voltage (Ves) is larger than its threshold voltage (VT H), the drain current (ID) is expressed as [1]:
where VDS is the drain-source voltage, f.J, is the electron mobility, Cox is the gate capacitance per unit area, and r is the channel's aspect ratio. In both conditions of (1), f.J, and VT H are the temperature dependent parameters. In deep triode region, where VDS < < 2( V es -VTH), the drain current can be estimated to be
The temperature dependency of f.J, is described as [10] T f.J,
In (3), f.J, o is the mobility at the reference temperature To, and m is a positive constant (� 2.3) [10] . The threshold voltage 978-1-4799-0066-4/13/$31.00 ©20 13 IEEE 
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terminal, we first study the temperature behavior of the drain current in different operating regions.
A. Temperature Behavior of I D
In the following analysis, we assume the temperature depen dent voltage (which could be taken from the available PTAT or CTAT components) applied to the gate terminal is expressed as
where Veso is the gate-source voltage at the nominal value and, is a positive (for PTAT case) or negative (for CTAT case) constant.
1) Saturation Region:
Replacing (3), (4) and (6) into 0) 
where aVT is a positive number and VT HO is the threshold voltage at To . When the Ves is smaller than VTH, the transistor operates in the subthreshold region, and if V Ds > 3VT (VT is the thermal voltage), ID is estimated to be [12] :
where n is the subthreshold slope factor. Equation (4) For cases 1-c and 1-d, the rate of change in lVes I is such that the transistor stays below I VT H lover the desired temperature range, and therefore, the transistor will stay in the subthreshold region. Note that in all these cases, it is not necessary for the gate-source voltage to maintain a linear relationship with temperature.
III. PROPOSED COMPENSATION TECHNIQUE
Without loss of generality, for the derivation of equations we will consider NMOS transistor, but the discussion can be applied in a similar way to PMOS transistors as well. Since the aim of the proposed idea is to generate nonlinear currents through applying a temperature dependent voltage to the gate
where KI = � � fJ,oCox, Vo = Ves o -VTHO, and A = ( , + aVT ) . Following the approach in [13] , [14] , if the temperature raises by a small amount (oT) from To to (To + oT), then:
Using the Taylor series expansion
and subtracting ID(To) = KI V02 from (8), the change in ID with temperature is estimated to be
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Using the Taylor expansion of 1 + 1 � :r � 1 -'¥o', the change in the drain current when the temp�rature varies from To to (To + oT) is estimated to be oT -AIoT (14) T o T o Fig. 2 . Realization of case I-a using NMOS transistors.
Equations (10), (11), and (14) clearly show that ID in each operating region has non-linear behavior with temperature and depending on the value of 'Y and Vo, the weighted contribution of each term could be different.
B. Multi-Piecewise Curvature-Corrected Technique
We now discuss the four possible conditions shown in (11), when a PTAT voltage is applied to the gate terminal ('Y > 0), the drain current will be increasing with temperature and with the first order term being the dominant term. Fig. 2-c shows the case when Ml will be switching into the saturation region.
2) Case I-b: In case I-b, the gate-source voltage is a decreasing function of temperature, therefore, the behavior of the drain current over the temperature will be the mirrored version of the currents in case I-a, around a reference plane set at TCRITICAL. Currents from case I-b can be used to fulfill the demand of compensation in the low temperature region.
The design in [5] , being implemented with PMOS transistors, is similar to case I-b. As can be seen, the temperature behavior of the currents follow the pattern predicted in Section II.
3) Cases I-c and I-d: In these two cases, the transistor remains in the subthreshold region. Equation (14) shows that 
C. PMOS vs NMOS implementation
Both NMOS and PMOS transistors can be used for the real ization of the four cases shown in Fig. 1 . Implementation using NMOS transistors results in generating current sources (which can be used for adding the nonlinear terms to existing currents, as is the case in most of the existing piecewise compensation techniques), while with PMOS transistors, current sinks are implemented, which can be employed as current subtractor. in reducing the temperature coefficient of a BGR circuit.
IV. DESIGN CONSIDERATION
Depending on the behavior of the BGR's output across the desired temperature range, our proposed solution can be used to minimize its temperature coefficient. Proper design consid erations need to be followed to maximize the compensation. First is the selection of TCRITICAL point. As seen in Fig.   2 , resistor R can be used to control the value of Vcs, and therefore, the value of TCRITICAL. A good practice would be to use a tunable resistor [15] and be able to move the location of TCRITICAL, if needed.
Looking at the current outcomes of the four cases presented in Fig. 1, a proper combination of these conditions can be used to achieve the maximum compensation. In addition, an array of different piecewise blocks can be designed as a trimming network, to tune the temperature coefficient of the circuit after fabrication.
V. A DESIGN EXAMPLE
To validate the effectiveness of this technique, a first-order BGR circuit was designed in IBM 8HP process. The schematic is shown in Fig. 6 . The PTAT current is generated by the difference between base-emitter voltages of two transistors with different emitter areas. A voltage-mode compensation is achieved by adding the base-emitter voltage of transistor Q2 and the PTAT voltage across Rl [1]. The circuit shows a temperature coefficient of 13.7 ppmfOC over (-50:100)OC tem perature range (Fig. 7) . To improve the temperature stability of the circuit, two piecewise compensation blocks were designed. One block is implemented using NMOS transistors for the condition of switching from subthreshold to saturation region (case I-a), while another one is realized by PMOS transistors to cover the reverse switching condition (Fig. 7) . The critical temperature of each block was determined separately. With the aid of these two compensation blocks, the temperature coefficient of the circuit is significantly decreased to 0.6 ppmfOC (Fig. 7) , which demonstrates the effectiveness of the proposed technique.
VI. CONCLUSION
A multi-piecewise curvature-corrected compensation tech nique based on controlling the temperature behavior of the gate-source voltage of MOSFETs is proposed. Four different cases for generating piecewise currents are considered and detailed analysis of the expected temperature behavior is provided. The technique provides the designer with additional flexibility to achieve the maximum temperature compensation. To examine the effectiveness of the proposed technique, a first-order BGR circuit with a temperature coefficient of 13.7 ppmJOC was designed. Simulation results showed that the pro posed mUlti-piecewise curvature-corrected technique improved its temperature coefficient to 0.6 ppmfOC.
